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Abstract 
The piezoresistive properties of single-crystalline silicon nanofilms are studied. Resistors were fabricated on 130nm thick SOI-
silicon and measurements indicate that the conductivity is extremely sensitive to substrate bias and can therefore be controlled by 
varying the backside potential. Another important parameter is the resistivity time drift. Long time measurements show a drastic 
variation in the resistance. Not even after several hours of measurement is steady state reached. The drift is explained by hole 
injection into the BOX as well as existence of mobile charges in the BOX. The piezoresistive effect was studied and shown to be 
the same as bulk silicon. 
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1. Introduction 
The piezoresistive effect in silicon has been widely used in several MEMS applications such as various sensor 
devices [1]. Inspired by the giant piezoresistive (GPR) effect in silicon nanowires shown by He and Yang [2], 
research in the field has accelerated during the past few years. However, both the bottom up [2] and the top-down 
[3] fabrication approaches are not considered viable as standard industrial processes due to high production costs.  
Consequently, one dimensional structures are at present not considered suitable for industrial applications. Since the 
GPR effect is observed in one dimensional resistors (nanowires), similar effect is expected to be observed in 2D 
structures (nanofilms) be it with a lower magnitude. The major advantage is that fabrication of 2D resistors is both 
straightforward and inexpensive by employing the highly developed planar technology.  Therefore, the initial aim 
and motivation of this work was to investigate the magnitude of the piezoresistive effect in 2D single crystalline Si 
structures.  
 
2. Experimental 
2.1. Fabrication 
Structures for studying the piezoresistive effect were fabricated on Smart-Cut SOI wafers as well as SIMOX 
wafers, with a single crystalline device layer of 340 nm and 190 nm, respectively. The substrates were initially 
implanted with boron and subsequently thinned down to 120 nm and 130 nm by TMAH-etching at room 
temperature, respectively. P-type silicon was chosen because of its higher piezoresistive coefficient compared to n-
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type. Subsequently, various resistors of different sizes and in a four point resistance measurement configuration and 
with standard ohmic contacts were defined. In view of the piezoresistivity measurements a four point bending 
fixture [4] was constructed, see figure 1a. The mechanical stress is then constant between the inner two points and 
can be readily calculated. The SOI wafers with the resistors were cut into 30x9  mm pieces to fit into the bending 
fixture. 
2.2. Measurements 
The devices were electrically characterized by measuring the I-V and C-V characteristics. The resistivity of the 
boron doped SOI wafers was determined by four point probe measurements and was much higher than anticipated, 
around 2-3 cm. This is probably due to boron loss into the buried oxide, i.e segregation during annealing. The 
resistance of the resistors was then measured in a four-point measurement configuration. 
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Fig. 1. (a) 4-point bending fixture for applying mechanical stress; (b) Resistance of top layer versus substrate voltage on SIMOX substrate. 
3. Results 
3.1. The piezoresistive effect 
Since the doping was fairly low, the conductance of the thin device layer was extremely sensitive to the applied 
backside voltage of the wafer, see figure 1b. The behaviour is practically that of a field effect transistor where the 
resistor acts as the channel while the wafer substrate as the gate. By decreasing the backside voltage, the 
concentration of the charge carriers increases resulting in a corresponding decrease of resistivity. Alternatively, if 
the voltage is high enough, the resistivity increases drastically and the resistor finally becomes fully depleted and 
practically no current will consequently flows through the resistor. 
Further as clearly seen from figure 2a that the resistance exhibits a drastic and prolonged time drift. Not even after 
more than 17 hours of measurement is steady state reached. The drift is not dependent on the type of SOI substrate. 
However, if a suitable substrate bias was chosen and a very small current, around 1nA, was driven through the 
resistor, the time drift almost disappeared. To be able to investigate the piezoresistive effect, the resistors had to be 
“burned-in” for several hours prior to the measurements. The resistance was then measured as a function of the 
mechanical stress using the bending fixture. Figure 2b illustrates such measurements and that the piezoresistive 
coefficient is very close to the bulk value of p-Si, i.e. the longitudinal piezoresistive coefficient πl = 71.8e-11 Pa
-1
. 
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Fig. 2. (a) Long time drift of resistors on SIMOX substrate ; (b) Resistivity change versus applied stress. SIMOX 
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Fig. 3. (a) C-V measurement applying the voltage to all contacts on the top silicon layer while the backside is grounded. Smart-cut; (b) Bias 
temperature stress of a MOS capacitor having of a metal contact directly onto the buried oxide, revealing a high density of 1.2·1012 cm-2 of 
mobile charge. Smart-cut. 
3.2. Investigating the time drift 
The reason for the time drift was still not clear so further investigations were made. The C-V characteristics of a 
resistor was therefore measured, see figure 3a. The capacitance curve shows both depletion and 
inversion/accumulation behaviour. Qualitatively, a similar behaviour was observed using TCAD simulation of the 
same structure, see figure 4. It is clear from the simulations that for negative substrate bias, the top layer is heavily 
accumulated with holes close to the BOX interface (B), while the bottom interface is in inversion. The opposite is 
true for positive substrate bias (A). It is, therefore, concluded that the resistance in the top layer is dependent on the 
degree of accumulation, which may be affected by an injected charge in the oxide. Assuming that holes may be 
injected from the resistor into the BOX a drift towards higher resistance is expected. On the other hand, a drift 
towards lower resistance may be explained by mobile charges in the oxide. A bias-temperature stress (BTS) 
measurement was, therefore, employed to investigate the presence of mobile charges [5]. Using a metal contact pad 
directly on the BOX an electric field of 1MV/cm electric field over the oxide was applied for 10 minutes at an 
elevated temperature of 150 °C. The device was then cooled down under bias and a CV-curve was measured. The 
procedure was then repeated with the opposite bias polarity, see figure 3b. From the huge shift in the C-V curves the 
mobile charge density was calculated to 1.2·10
12
 cm
-2
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Fig. 4. Simulated capacitance curve as a function of applied substrate bias. Point A shows inversion and B accumulation in the top layer, 
respectively. Color scale corresponds to the hole concentration 
 
4. Conclusion 
The present study shows no extraordinary piezoresistive effect in thin film SOI resistors. However, a drift in the 
resistance was observed, which is explained by two competing effects namely hole injection into the buried oxide of 
the SOI which results in an increased resistance as well as the existence of mobile charges in the buried oxide which 
results in a decreased resistance, respectively. The resistance drift was observed for resistors made on both Smart-
cut and SIMOX SOI substrates. Further studies with even smaller layer thicknesses are required to conclusively 
prove/disprove the anticipated existence of an increased piezoresistive effect in thin film resistors. 
Acknowledgements 
The work is supported by the Swedish Research Council (VR).   
References 
1. J. S. Park, C. Wilson and Y. B. Gianchandani, in M. Gad-el-Hak (ed.), "The MEMS handbook,", Boca Raton, Fla.: CRC, 2002, p. 25-1. 
2. R. He, P. Yang, Nature Nanotechnology, vol. 1, pp. 42-6, 2006. 
3. K. Reck, J. Richter, O. Hansen, and E. V. Thomsen, MEMS 2008, Tucson, AZ, United states, 2008. 
4. S. A. Gee, V. R. Akylas, and W. F. van den Bogert, Proc. of the 1988 IEEE ICMTS, 1988 
5. D.K.Schröder, “Semiconductor material and device characterization”, John Wiley & Sons, Inc., 1998, p. 365 
E. Ander  s et al. / Procedia Chemistry 1 (2009) 80– 83 å 83
